Abstract: The first integration of a GaAs FET type device and a GaAs bipolar transistor type device was achieved using the GaAs SISFET and GaAs Inversion-base Bipolar Transistor (GaAs IBT). The GaAs SISFET showed the transconductance of g-=1-23mS,/mm and the GaAs IBT showed the current gain of B =S for the common eiilitter configuration at TTK.
Introduction
In order to get a small access time in a GaAs large-scale integrated circuit, it is one of the best solution to integrate a GaAs FET with a feature of a low power consumption and a GaAs bipolar transistor with a feature of a high current drivability.
However, the structures of a conventional GaAs FET (HEIflT or MESFET) and a GaAs bipolar transistor GoAS IBT Emitter Bose s-ilrA-11 (GaAs HBT) are quite different to each other. So, it is difficult to integrate them on the same wafer. While the GaAs SISFET and the GaAs Inversj_on-Base Bipolar Transistor (CaAs IBT) have similar device structures, it is much easier to integrate them on the same wafer.
In the present paper, the first integration of a GaAs By applying the negative bias to the emitter of the GaAs IBT, a two di-mensional hole gas is induced at the undoped GaAlAs/undoped GaAs interface , which works as an extremely thin base. The electrons in the emitter go over the emitter barrier, pass through the two dimensional hole gas base, and reach the col-Lector. Thus, the GaAs IBT works as a bipolar-type transistor.
The GaAs SISFET and IBT have the similar device structures as shown in Fig. l Fig. 3(a) In order io obtain these transistor characteristics, two major problems have been solved. These probiems are dlscussed in the follwing sections. (Z-2, Z-3) 2-2, Effects of the graded layer For the GaAs SISFET, the electrons flowing in the channel must not go over the undoped GaAlAs barrier layer. While for the GaAs IBT, the electrons in the ,r*GrA" emitter must go over the undoped GaAIAs baruier layer to reach the collector.
In order to solve this discrepaocV, we adopted the undoped rrgraded Gar_*Al*As layerr at the side of the Figure 3 (a) (b) show the energy band diagrams along the active region of the device, i. e. , the ,r*G.A" / undoped GaAIAs /undoped GaAs and ,r*G"A" substrate. Figure  3(a) is the case of the SISFET-mode operation. In this case, the conduction band of the .r*G"A" Iayer goes downward from the zero biased condition (dashed line. ) However, the energy gap aEc between the undoped GaAlAs bamier layer and the undoped GaAs channel layer is not modulated by the applied bias.
Therefore, the induced eLectrons are confined at this interface. Figure 3(b) is the case of the IBT-mode operation. In this case, the conduction band of the ,r*G"A" layer goes upward, and the conduction band of the graded layer becomes flat.
As a results, the energJr bamier a Ec between the ,r*G.As layer and the undoped GaAIAs layer is lowered by the applied bias, which effect enhances the electron injection from the ,r*G"A" emitter to the undoped collector.
Consequently, the GaAlAs layer with the graded composition layer enhances the electron injection from the emitter to the collector for the GaAs IBT, and confines the electrons in the channel for the GaAs SISFET.
2-3, Isolation by He Implantation
The source and drain ,r*G.A" regions of the GaAs SISFET shown in Fig. 1 must be electrically isolated from the ,r*G"A" substrate in order to eliminate tlre leak drain current through the substrate.
For this purpose, herium (He) ions were implanted through the source and drain ,r*G"A" regions to make the insul-ated layer under there. However, the high dose of the implanted herium ion deteriorate the sheet resistance of the source and drain ,r*G"A". Therefore, the optimum amount of the dose of the herium ion must be selected.
The parameters used in the present experiments are listed in the inset of Fig. 4 . The degree of the isolation was confirmed by measuring the current i between the drain ,r*G"A" region and the rl*G"A" substrate at the apptied bias of 1V as shown in the inset of Fig. 4 . Figure 4 shows the dependence of the cument i on the dose of the implanted herium ions. The current i decreases more than three orders of magnitude when the herium dose exceeds zxtolL/cn?. The leak cument density must be lower than ) LA/cm'to suppress the drain leak two orders of magnitude less than the drain cument. On the same time, the sheet resistance Rs of the ,r* implanted region must be low enough. Upon these conslderatlon, the implantation condition of He ions was determined to be 1.) )
1x1O--/cm-, 12OkeV, and that of sj_Iicon ions for the ,r*G"Ar region was determined as listed in #5. Under these implantation conditions, the sheet resistance of Rs=600 ohm/Cl was obtained with the sufficient isolation to the substrate.
Conclusion
We have succeeded in integrating the GaAs FET and bipol-ar transistor on the same wafer.
Further improvement of the characteristics of the SISFET and IBT will be expected by the optimi.zation of the condition of the ion implantation, the structure of the emitter barrier, etc. 
